

12/23/99
jc583 U.S. PTO

12-27-99

A

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications
under 37 CFR 1.53(b))

Attorney Docket No. **0100.9901450**

Total Pages **37**

First Inventor or Application Identifier **Adrian Sfarti**
Title **METHOD OF INTEGRATING A PERSONAL
COMPUTING SYSTEM AND APPARATUS THEREOF**
Express Mail Label No. **EL394829389**

jc490 U.S. PTO
09/471877
12/23/99

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
---	---

1. ☒ **Fee Transmittal Form**
(Submit an original, and a duplicate for fee processing)
2. ☒ **Specification** Total Pages **23**
(preferred arrangement set forth below)
 - Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure

3. ☒ **Drawings (35 USC 113)** Total Sheets **5**
4. **Oath or Declaration** Total Pages **2**
 - a. ☒ Newly executed (original or copy)
 - b. ☐ Copy from a prior application
(37 CFR 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]
 - i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).

6. ☐ **Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)**
 - a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. ☒ **Assignment Papers** (cover sheet & document(s))
8. ☐ **37 CFR 3.73(b) Statement** ☐ **Power of Attorney**
(when there is an assignee)
9. ☐ **English Translation Document** (if applicable)
10. ☐ **Information Disclosure Statement (IDS)/PTO-1449** ☐ **Copies of IDS Citations**
11. ☐ **Preliminary Amendment**
12. ☒ **Return Receipt Postcard (MPEP 503)**
(Should be specifically itemized)
13. ☐ **Small Entity Statement(s)** ☐ **Statement filed in Prior Application, Status still proper and desired.**
14. ☐ **Certified Copy of Priority Document(s)**
(if foreign priority is claimed)
15. ☐ **Other**

5. ☐ **Microfiche Computer Program (Appendix)**


16. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.
Prior Application Information: Examiner Group / Art Unit:

17. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label or, ☒ Correspondence Address Below

Markison & Reckamp, P.C.
175 West Jackson Boulevard - Suite 1015
Chicago, Illinois 60604
Telephone: 312-939-9800 Facsimile: 312-939-9828

Name (Print/Type)	Timothy W. Markison	REGISTRATION NUMBER	33,534
Signature		Date	12/21/99

**PATENT APPLICATION
DOCKET NO. 0100.9901450**

In the United States Patent and Trademark Office

FILING OF A UNITED STATES PATENT APPLICATION

Title:

**METHOD OF INTEGRATING A PERSONAL COMPUTING SYSTEM AND
APPARATUS THEREOF**

Inventors:

Adrian Sfarti	Korbin Van Dyke
Michael Frank	Arkadi Avrukin

**Attorney of Record
Timothy W. Markison
Registration No. 33,534
175 W. Jackson Blvd. – Suite 1015
Chicago, Illinois 60604
Phone (512) 343-1103
Fax (512) 372-3990**

Express Mail Label No

EL394829389US

Date of Deposit

12/23/99

I hereby certify that this paper is being deposited with the U S Postal

Service "Express Mail Post Office to Addresses" service under 37 C.F.R.

Section 1.10 on the 'Date of Deposit', indicated above, and is addressed to
the Commissioner of Patents and Trademarks, Washington, D.C. 20231

Name of Depositor

LAURA MARKISON
(print or type)

Signature

Laura Markison

5

**METHOD OF INTEGRATING A PERSONAL
COMPUTING SYSTEM AND APPARATUS THEREOF**

10

Technical Field of the Invention

This invention relates generally to computers and more specifically to integrated computer architectures.

15

Background of the Invention

20

Figure 1 illustrates a schematic block diagram of an architecture of a known computing system 10. The computing system 10 includes a central processing unit 12 integrated circuit, a North bridge 14 integrated circuit, system memory 16, a video graphics processor 18, and a South bridge 22 integrated circuit. The video graphics processor 18 includes a memory controller 54 that interfaces with a frame buffer 20. The video graphics processor 18 utilizes the frame buffer 20 to store processed pixel information for subsequent display.

25

The central processing unit 12 integrated circuit includes a CPU core logic 24, local cache 26, a phase lock loop 28, an interface 30, a driver 34, and a receiver 36. The driver 34 and receiver 36 are operably coupled to bus 13, which enables the central processing unit 12 to interface with the North bridge 14. The data transceived over bus 13 is done in accordance with a bus protocol. For example, a bus protocol may be DEC Alpha protocol. For a 64 bit bus, 234 pins are required on the central processing unit 12 integrated circuit and a corresponding number are required on the North bridge 14

30

integrated circuit. The speed at which data is transceived over bus 13 is limited by circuit board technology and in particular by the trace sizes that have a resistance and parasitic inductance and capacitance. As such, current technology enables data to be transceived between the CPU 12 and the North bridge 14 at a rate of about 200 MHz per second.

5

Internally, the central processing unit 12 utilizes a native bus protocol that allows the central processing unit core 24 to interface with the local cache 26 and the interface 30 at rates from 500 MHz per second to 1,000 MHz per second. In order for the central processing unit 12 to prepare data for transmission on bus 13, the interface 30 must
 10 convert the CPU's native bus protocol into the bus protocol. The interface 30 includes a first-in, first-out buffer (FIFO) 32 that is sandwiched between a core interface and a bus interface. The bus interface retrieves data from the FIFO at a rate, and in a format, corresponding to the bus protocol and the core interface retrieves data from the FIFO at a rate, and in a format, corresponding to the native bus protocol. As such, the interface 30
 15 provides the conversion between the CPU native bus protocol and the bus protocol of bus 13.

The North bridge 14 integrated circuit includes a driver 50, a receiver 52, an interface 46, and a North bridge core logic 38. The North bridge core logic 38 includes a
 20 memory controller 40 for interfacing with system memory 16, a PCI interface 42 and an AGP (accelerated graphics port) interface 44. The AGP interface 44 enables the video graphics processor 18 to interface with system memory 16. The PCI interface 42 couples the South bridge 22 integrated circuit to the North bridge 14 via a PCI bus. The PCI bus may be a 32 bit bus thereby requiring 100 pins for connection. The AGP interface has
 25 about 100 pins and operates at 133-266 Mhz.

The driver 50 and receiver 52 within North bridge 14 perform a similar function as driver 34 and receiver 36. As such, the driver 50 and receiver 52 provide an interface with bus 13 for the North bridge 14. In essence, the drivers 34 and 50 provide the power
 30 needed to appropriately transmit the data between the central processing unit 12 and

North bridge 14. Conversely, the receivers 36 and 52 include amplifiers to ensure that the data received is of appropriate digital levels.

The interface 46 performs a similar function as interface 30 by converting the bus protocol for bus 13 into a North bridge native bus protocol. Typically, the North bridge bus protocol will be that required by the system memory 16. As such, for data to be transceived between the central processing unit 12 and the North bridge 14, the data must undergo two bus protocol conversions, one from the CPU native bus protocol to the bus protocol of bus 13 and then from the bus protocol of bus 13 to the North bridge native bus protocol, which typically runs at a much lower rate than the rate of bus 13. In addition, the drivers 34 and 50 and receivers 36 and 52 require a substantial amount of power to adequately drive the bus to ensure that appropriate levels of signals are being transceived. Note that the bus protocol also costs logic gates and operational cycles.

The South bridge 22 integrated circuit includes an arbitration module 56, a USB (universal serial bus) interface 58, an ACPI module 60, a low pin count interface module 62, a PCI bridge 64, and a disk interface 66. The arbitration module 56 arbitrates between the other modules as to which module gains access to the PCI bus. The USB interface 58 provides coupling for up to four USB ports. The ACPI module 60 performs power management for the computing system. The low pin count interface 62 enables a mouse, keyboard, trackball, etc. to interface with the computing system 10. The PCI bridge 64 allows plug-in cards to interface with the computing system 10. Such plug-in cards may include an internet connection, a PC card, audio circuitry, a second graphics controller, etc. The disk interface 66, sometimes referred to as an IDE interface, allows disk drives to interface with the computing system 10. The South bridge 22 integrated circuit includes 328 pins for enabling the input/output interfaces with the computer system 10.

Currently, the central processing unit 12, the North bridge 14, the South bridge 22 and a video graphics processor 18, are fabricated as separate integrated circuits. This is primarily due to the complexity of the circuitry, which requires a substantial die size, and

due to the limitations of current IC manufacturing techniques. Integration of less powerful computing systems have been achieved. For example, microcontrollers include an integration of a processor with a memory interface. However, the power of the processor is substantially less than the central processing unit 12. As such,

microcontrollers are used in devices that require a specific processing function and a limited amount of processing resources. Such devices include home appliances, test equipment, etc. Microcomputers are also known to be integrated on a single integrated circuit. Such microcomputers include even less processing power than a microcontroller and provide a very simplistic computing system in comparison to the system 10 of Figure

1.

Therefore, a need exists for a method of integrating a personal computing system and apparatus thereof that integrates a central processing unit with a North bridge, that allows the elimination of the interfacing bus, the corresponding drivers and receivers, and the pin count without loss of processing power as would result in a current microcontroller and/or microcomputer.

Brief Description of the Drawings

Figure 1 illustrates a schematic block diagram of a prior art computing system;

Figure 2 illustrates a schematic block diagram of an integrated central processing unit and North bridge in accordance with the present invention;

Figure 3 illustrates a schematic block diagram of an integrated system memory with a North bridge in accordance with the present invention;

Figure 4 illustrates a schematic block diagram of integration of a central processing unit, North bridge and South bridge in accordance with the present invention;

Figure 5 illustrates a logic diagram of a method for integrating a central processing unit with a North bridge in accordance with the present invention; and

Figure 6 illustrates a logic diagram of method for integrating a central processing unit, North bridge and South bridge in accordance with the present invention

Detailed Description of a Preferred Embodiment

Generally, the present invention provides a method of integrating a personal computing system and apparatus thereof. The method and apparatus include processing that begins by integrating a central processing unit with a North bridge on a single substrate such that the central processing unit is directly coupled to the North bridge via an internal bus. The processing then continues by providing memory access requests from the central processing unit to the North bridge at a rate of the central processing unit. The processing continues by having the North bridge buffer the memory access request and subsequently process the memory access requests at a rate of the memory. The method may be expanded by integrating a South bridge onto the same substrate as well as integrating system memory onto the same substrate. With such a method and apparatus integration of the central processing unit with the North bridge eliminates the need for an interfacing bus, the corresponding drivers and receivers, and the corresponding interface units that provide bus protocol conversions.

The present invention can be more fully described with reference to Figures 2 through 6. Figure 2 illustrates a schematic block diagram of an integrated computing system 70. The integrated computing system 70 includes a central processing unit 72 module and a North bridge module 74. The central processing unit module 72 is operably coupled to the North bridge module 74 via an internal bus 76. The internal bus 76 includes a data portion, control portion, and address portion. For example, the data may be a 64 bit, 128 bit, or 256 bit bus. The control bus and instruction bus would be sized in accordance with the size of the data bus. In addition, the bus 76 would use a common bus protocol for the central processing unit 72 and North bridge 74. As such, the central

processing unit 72 and North bridge 74 do not require the interfaces to perform bus protocol conversions. In addition, the central processing unit 72 and the North bridge 74 do not require the drivers and receivers to transceive data over bus 76. Accordingly, data may be transceived over the bus 76 at much higher rates than in a non-integrated system.

- 5 For example, the data may be transceived over bus 76 at a rate of 500 megabits per second up to 1,000 megabits per second. Accordingly, the bus protocol for bus 76 may be the native protocol for the CPU 72. Note that if the integrated computing system 70 includes multiple central processing units, a bus protocol would be required for arbitrating access to bus 76 for the central processing units but would still be at a rate
10 corresponding to the native bus protocol of the central processing units.

- As shown, the central processing unit 72 and North bridge 74 are deposited, and/or etched, on the same substrate 75. The central processing unit 72 includes a programmable phase lock loop module 78, a data module 82, an arithmetic logic unit 80,
15 and an instruction module 88. The data module 82 includes a data cache 84 and a cache management module 86. The instruction module 88 includes a cache management module 92, an instruction cache 90, a fetch module 94, and an instruction decoder 96. The arithmetic logic unit 80 includes an address generation unit 81.

- 20 The programmable phase lock loop 78 sets the operating rate for the central processing unit 72. Such operating rates may range from 500 megahertz to 1,000 megahertz. The data module 82 operates at the operating rate of the central processing unit to transceive data between the arithmetic logic unit 80 and the North bridge 74. Similarly, the instruction module 88 transceives instructions, i.e., operational codes, from
25 between the arithmetic logic unit 80 and the North bridge 74.

- The North bridge 74 includes a memory access requests buffer 98, and a North bridge core logic 38. The North bridge core logic is similar to that found in the prior art system of Figure 1. The memory access requests buffer 98 is operably coupled to bus 76
30 to buffer transactions, i.e., memory access transactions, from the central processing unit 72. The buffered memory access requests are then provided to the North bridge core

logic 38 which subsequently retrieves the corresponding information from system memory 16. Note that by eliminating the bus protocol conversions, the North bridge core logic 38 may interface with the system memory at a much higher rate than in prior art systems. For example, prior art systems would allow access up to 100 megabytes per second, with the current implementation as shown in Figure 2, the rate may be up to 200 to 300 megabytes per second.

The North bridge core logic 38 may further include an address translation unit that translates the memory access request of the central processing unit from the virtual address space used by the central processing unit to the physical address space of system memory 16. Note that if the central processing unit utilizes the physical address space for its addressing protocol, the address translation unit would not be required.

To further improve the performance, the system memory 16 may be integrated with the central processing unit 72 and North bridge 74 on substrate 75. Further integration may include integrating the South bridge 22 on the substrate 75 as well as integrating the video graphics circuit 18 onto substrate 75. Note that when the South bridge 22 is integrated on the substrate 75 the resulting pin count of the integrated circuit 70 is of approximately the same number as the prior art central processing unit and North bridge pin count. This results because the 100 pins used for the PCI bus are eliminated by integrating the South bridge with the North bridge and the 234 pins required for the bus coupling the central processing unit and North bridge have been eliminated. As such integrating the South bridge, and its 328 pins, into the package that would house substrate 75, is essentially the same as a stand alone central processing unit integrated circuit and a stand alone North bridge integrated circuit. Eliminating AGP eliminates about 100 pins and allows a faster communication between the graphics processor and memory and between the graphics processor and the CPU. Texture requests no longer get passed over the AGP bus but get sent directly to memory. Eliminating the memory interface eliminates about 100 pins per each memory channel.

Figure 3 illustrates a schematic block diagram of an alternate integrated personal computing system 100. The integrated personal computing system 100 includes a North bridge 104 and system memory 106 integrated on a substrate 102. The system memory 106 is operably coupled to the North bridge 104 via a memory bus 108. By eliminating the need for an external bus between the system memory and North bridge, the data may be transceived between the system memory at rates much higher than in prior art embodiments. For example, the data may be transceived at rates of 500 megabits per second and greater.

The North bridge 104 is shown to include driver 50, receiver 52, interface 46 and the North bridge core of logic 38. As shown, the North bridge 104 couples to a stand alone central processing unit 12 integrated circuit, a stand alone South bridge integrated circuit 22 and a stand alone video graphics circuit 18. Note that if the central processing unit 12 is integrated onto substrate 102, the driver 50, receiver 52 and interface 46 are removed. As such, the internal bus between the central processing unit and North bridge 104 may operate at the same rate as the memory bus 108.

Figure 4 illustrates a schematic block diagram of an integrated computing system 110. As shown, the integrated personal computing system 110 includes the central processing unit 72, a North bridge 114, and a South bridge 116 integrated onto a single substrate 112. The North bridge 114 is operably coupled to the South bridge 116 via an internal device bus 118. The central processing unit 72 is coupled to the North bridge 114 via bus 76 and to the South bridge 116 for power management and interrupt processing. The central processing unit 72 includes the components as shown and discussed with reference to Figure 2.

The South bridge 116 includes the arbitration module 56, the USB interface 58, the ACPI module 60, the low pin count interface 62, the PCI bridge 64, and the disk interface 66. These modules of the South bridge interface with external devices as described with reference to Figure 1. By integrating the South bridge 116 with the North bridge 114, the need for the PCI bus has been eliminated thus eliminating 100 pin count

from the South bridge and 100 pin count from the North bridge stand alone devices. In addition, the device bus 118 may operate at a much higher rate than the PCI bus. The memory access requests from the South bridge are buffered within the memory access buffer 98 along with memory accesses from the central processing unit 72. The memory access requests are processed by the North bridge core logic 38 such that the appropriate information is stored and/or retrieved from system memory 16. Note that if the video graphics card were also integrated on the substrate, the frame buffer could be included in the system memory 16, and the AGP interface 44 would be eliminated.

Figure 5 illustrates a logic diagram of a method for integrating a personal computing system. Such a method may be used to manufacture an integrated computing system and/or use of such an integrated computing system. Further, the method may be used as a design tool for producing an integrated computing system. The method begins at step 120 where a central processing unit is integrated with a North bridge onto a single substrate. The central processing unit is directly coupled with the North bridge thereby eliminating the need for bus protocol conversions and drivers and receivers. The process then proceeds to step 122 where memory access requests are provided from the central processing unit to the North bridge at the rate of the central processing unit. Note that the integration of the central processing unit with the North bridge may further include integration of memory onto the substrate, integration of the graphics controller onto the substrate, and integration of the South bridge onto the substrate. The memory access requests to the graphics controller and to the South bridge would be treated similarly to memory access requests from the central processing unit which is discussed below. The process then proceeds to step 124 where the North bridge buffers memory access requests from the central processing unit. The North bridge would also buffer memory access requests if the video graphics circuit, and/or South bridge were integrated on the same substrate. The process then proceeds to step 126 where the North bridge processes the memory access requests at the rate of the memory.

When the graphics controller is integrated, memory access request for the graphics controller would be accomplished by the graphics controller providing memory

access requests for graphics data to the north bridge at a rate of the graphics controller. The north bridge buffers the memory access requests and processes them at the rate of the memory. Once the memory access requests are processed, the appropriate memory is accessed. In addition, the north bridge, upon receiving a AGP memory access request
5 would bypass it and transform it into a memory access request.

Figure 6 illustrates a logic diagram of an alternate method for integrating a personal computing system. The process begins at step 130 where a central processing unit is integrated with a North bridge and a South bridge onto a single substrate. The
10 process then proceeds to step 132 where memory access requests provided from the central processing unit and South bridge are provided to the North bridge at the rate of the central processing unit. The process then proceeds to step 134 where the North bridge buffers the memory access requests. The process then proceeds to step 136 where the North bridge processes the memory access requests at the rate of the memory.

15 The preceding discussion has presented a method and apparatus for integrating a personal computing system, which may be obtained by using 0.18 micron technology. By utilizing the teaches of the present invention, an integrated computing system may be obtained that improves the processing speed of memory access requests between the
20 central processing unit and North bridge. In addition, power consumption is reduced as well as board complexity for mother board manufacturers is reduced. As one of average skill in the art would appreciate, other embodiments may be derived from the teachings of the present invention without deviating from the scope of the claims.

Claims

What is claimed is:

- 5 1. A method of integrating a personal computing system, the method comprises the steps of:
- a) integrating a central processing unit with a north bridge on to a single substrate such that the central processing unit is directly coupled to the north bridge via an internal
10 bus;
- b) providing memory access requests from the central processing unit to the north bridge at a rate of the central processing unit;
- 15 c) buffering, in the north bridge, the memory access requests; and
- d) processing, by the north bridge, the memory access requests at a rate of memory.
2. The method of claim 1 further comprises:
- 20 integrating a south bridge on to the substrate with the central processing unit and the north bridge;
- buffering, in the north bridge, memory access requests from the south bridge; and
- 25 processing, by the north bridge, the memory access requests from the south bridge at the rate of the memory.
3. The method of claim 1 further comprises:
- 30

integrating the memory on to the substrate with the central processing unit and the north bridge.

4. The method of claim 1 further comprises:

5

integrating a graphics controller on the substrate with the central processing unit and the north bridge;

10

providing, by the graphics controller, memory access requests for graphics data to the north bridge at a rate of the graphics controller ;

buffering, by the north bridge, the memory access requests for the graphics data;

15

processing, by the north bridge, the memory access requests for the graphics data at the rate of the memory; and

bypassing an AGP requests and transforming them into memory requests.

20

5. The method of claim 1 further comprises generating the memory access requests to include an address in physical memory space.

6. The method of claim 1 further comprises:

25

generating the memory access requests to include an address in virtual memory address space; and

translating, by the north bridge, the address from the virtual memory space to an address in physical memory space.

7. An integrated personal computing system comprises:

a central processing unit operable to execute operational instructions, wherein the central processing unit includes an arithmetic logic unit interoperably coupled with a data
5 module (cache and cache management module), an instruction module (cache, fetch module, decoder, and cache management module), and a programmable phase locked loop that provides an operating rate for the central processing unit, wherein the central processing unit issues a memory access request when information relating to executing one of the operational instructions is not stored within the data module or the instruction
10 module, and wherein the central processing unit is contained on a substrate;

north bridge operably coupled to interface with memory at a memory rate, wherein the north bridge includes a memory access request buffer interoperably coupled with a
15 memory controller, wherein the memory access request buffer receives the memory access request from the central processing unit at the operating rate of the central processing unit, wherein the memory controller retrieves the memory access request from the memory access request buffer at the memory rate, wherein the memory controller processes the memory access request to produce a memory response that includes the information, and wherein the north bridge is contained on the substrate; and
20

a bus operably coupled to the central processing unit and the north bridge, wherein the bus provides a transport medium for memory access requests and corresponding memory responses between the central processing unit and the north bridge at the operating rate of the central processing unit, and wherein the bus is contained on the substrate.
25

8. The integrated personal computing system of claim 7, wherein the data module further comprises operable coupling to a data portion of the bus, wherein the data module provides data memory access requests via the data portion of the bus to the north bridge and wherein the memory access request buffer further comprises a data portion operably
30 coupled to receive the data memory access requests from the data portion of the bus.

5

10

11. The integrated personal computing system of claim 7 further comprises:

15

12. The integrated personal computing system of claim 7 further comprises:

20

25

14. An integrated memory system comprises:

memory that is contained on a substrate;

5 north bridge operably coupled to interface with the memory at a memory rate, wherein the north bridge includes a memory access request buffer interoperably coupled with a memory controller, wherein the memory access request buffer receives a memory access request, wherein the memory controller retrieves the memory access request from the memory access request buffer at the memory rate, wherein the memory controller
10 processes the memory access request to produce a memory response, and wherein the north bridge is contained on the substrate; and

a memory bus operably coupled to the memory and the north bridge, wherein the memory bus is contained on the substrate.

15

15. The integrated memory system of claim 14 further comprises:

a central processing unit operable to execute operational instructions, wherein the central processing unit includes an arithmetic logic unit interoperably coupled with a data
20 module, an instruction module, and a programmable phase locked loop that provides an operating rate for the central processing unit, wherein the central processing unit issues, at the operating rate of the central processing unit, the memory access request when information relating to executing one of the operational instructions is not stored within the data module or the instruction module, and wherein the central processing unit is
25 contained on the substrate; and

a bus operably coupled to the central processing unit and the north bridge, wherein the bus provides a transport medium for memory access requests and corresponding memory responses between the central processing unit and the north bridge at the operating rate of
30 the central processing unit, and wherein the bus is contained on the substrate.

16. The integrated memory system of claim 15, wherein the central processing unit further comprises an address generation unit that generates the memory access request to include an address in virtual memory address space, and wherein the north bridge further comprises an address translation module operably coupled to translate the address from
5 the virtual memory space to an address in physical memory space.

17. The integrated memory system of claim 15, wherein the central processing unit further comprises an address generation unit that generates the memory access request to include an address in physical memory space.

10

18. The integrated memory system of claim 14, wherein the north bridge further comprises a PCI bus interface to provide coupling, via a PCI bus, to a device interface module.

15 19. The integrated memory system of claim 14 further comprises:

a device bus that is contained on the substrate, wherein the device bus couples the north bridge to south bridge that is contained on the substrate.

047137 442450

20. An integrated personal computing system comprises:

a central processing unit operable to execute operational instructions, wherein the central processing unit includes an arithmetic logic unit interoperably coupled with a data
5 module (cache and cache management module), an instruction module (cache, fetch module, decoder, and cache management module), and a programmable phase locked loop that provides an operating rate for the central processing unit, wherein the central processing unit issues a memory access request when information relating to executing one of the operational instructions is not stored within the data module or the instruction
10 module, and wherein the central processing unit is contained on a substrate;

north bridge operably coupled to interface with memory at a memory rate, wherein the north bridge includes a memory access request buffer interoperably coupled with a
15 memory controller, wherein the memory access request buffer receives the memory access request from the central processing unit at the operating rate of the central processing unit, wherein the memory controller retrieves the memory access request from the memory access request buffer at the memory rate, wherein the memory controller processes the memory access request to produce a memory response that includes the information, and wherein the north bridge is contained on the substrate;

20 a bus operably coupled to the central processing unit and the north bridge, wherein the bus provides a transport medium for memory access requests and corresponding memory responses between the central processing unit and the north bridge at the operating rate of the central processing unit, and wherein the bus is contained on the substrate;

25 south bridge that is contained on the substrate, wherein the south bridge provides an interface between at least one external device and the north bridge; and

a device bus that is contained on the substrate, wherein the device bus couples the north
30 bridge to the south bridge.

21. The integrated personal computing system of claim 20, wherein the data module further comprises operable coupling to a data portion of the bus, wherein the data module provides data memory access requests via the data portion of the bus to the north bridge and wherein the memory access request buffer further comprises a data portion operably
5 coupled to receive the data memory access requests from the data portion of the bus.

22. The integrated personal computing system of claim 20, wherein the instruction module further comprises operable coupling to an instruction portion of the bus, wherein the instruction module provides instruction memory access requests via the instruction
10 portion of the bus to the north bridge and wherein the memory access request buffer further comprises an instruction portion operably coupled to receive the instruction memory access requests from the instruction portion of the bus.

23. The integrated personal computing system of claim 20, wherein the central
15 processing unit further comprises an address generation unit that generates the memory access request to include an address in physical memory space.

24. The integrated computing system of claim 20, wherein the central processing unit further comprises an address generation unit that generates the memory access request to
20 include an address in virtual memory address space, and wherein the north bridge further comprises an address translation module operably coupled to translate the address from the virtual memory space to an address in physical memory space.

25. The integrated computing system of claim 20, wherein the north bridge further
25 comprises a memory bus interface to provide coupling, via a memory bus, to the memory.

26. The integrated computing system of claim 20 further comprises:
30 a memory bus that is contained on the substrate, wherein the memory bus couples the north bridge to the memory, and wherein the memory is contained on the substrate.

6662221 "4572460

28. A method of integrating a personal computing system, the method comprises the steps of:

a) integrating a central processing unit with a north bridge and a south bridge on to a
5 single substrate such that the central processing unit is directly coupled to the north
bridge via an internal bus;

b) providing memory access requests from the central processing unit to the north
10 bridge at a rate of the central processing unit;

c) buffering, in the north bridge, the memory access requests; and

d) processing, by the north bridge, the memory access requests at a rate of memory.

15 29. The method of claim 28 further comprises:

buffering, in the north bridge, memory access requests from the south bridge; and

20 processing, by the north bridge, the memory access requests from the south bridge at the
rate of the memory.

30. The method of claim 28 further comprises:

25 integrating the memory on to the substrate with the central processing unit and the north
bridge.

31. The method of claim 28 further comprises:

30 integrating a graphics controller on the substrate with the central processing unit and the
north bridge;

5

5

5

10

15

15

METHOD OF INTEGRATING A PERSONAL COMPUTING SYSTEM AND APPARATUS THEREOF

Abstract of the Disclosure

5

A method of integrating a personal computing system and apparatus thereof include processing that begins by integrating a central processing unit with a North bridge on a single substrate such that the central processing unit is directly coupled to the North bridge via an internal bus. The processing then continues by providing memory
10 access requests from the central processing unit to the North bridge at a rate of the central processing unit. The processing continues by having the North bridge buffer the memory access request and subsequently process the memory access requests at a rate of the memory. The method may be expanded by integrating a South bridge onto the same substrate as well as integrating system memory onto the same substrate.

562221 4/23/90




FIG. 1
PRIOR ART

00471877 1122399




FIG. 2

70

09471377, 133399




FIG. 3

100




FIG. 4

110




FIG. 5




FIG. 6

**DECLARATION
FOR UTILITY OR DESIGN
PATENT APPLICATION
(37 CFR 1.63)**

- ☒ Declaration Submitted with Initial Filing, OR
☐ Declaration Submitted after Initial Filing
(surcharge (37 CFR 1.16 (e)) required)

Attorney Docket Number 0100.9901450

First Named Inventor Sfarti

COMPLETE IF KNOWN

Application Number

Filing Date

Group Art Unit

Examiner Name

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: **METHOD OF INTEGRATING A PERSONAL COMPUTING SYSTEM AND APPARATUS THEREOF**

the specification of which:

- ☒ is attached hereto.
☐ was file on (MM/DD/YYYY) as United States Application Number or PCT International Application Number and was amended on (MM/DD/YYYY) (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
				YES	NO
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

- ☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Data (MM/DD/YYYY)

- ☐ Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application or PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)

- ☐ Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto

[illegible]

☐ Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.

Markison & Reckamp, P.C.
175 West Jackson Boulevard - Suite 1015
Chicago, Illinois 60604
Telephone: 312-939-9800
Facsimile: 312-939-9828

Name of Sole or First Inventor: ☐ A petition has been filed for this unsigned inventor

Name of Additional Joint Inventor: ☐ A petition has been filed for this unsigned inventor

Name of Additional Joint Inventor: ☐ A petition has been filed for this unsigned inventor

☒ Additional inventors are being named on the 1 supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto

DECLARATIONADDITIONAL INVENTOR(S)
Supplemental Sheet

Page 1 of 1

Attorney Docket Number 0100.9901450

Name of Additional Joint Inventor: ☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any])		Family Name or Surname	
Arkadi		Avrukai AVRUKIN	
Inventor's Signature	Arkady Avruk'in	Date	12/17/99 Israel
Residence	City: Pleasanton State: CA	Country: USA	Citizenship:
Post Office Address	5069 Carducci Dr		
City:	State:	ZIP: 94588	Country:

Name of Additional Joint Inventor: ☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any])		Family Name or Surname	
Inventor's Signature		Date	
Residence	City:	State:	Country: Citizenship:
Post Office Address			
City:	State:	ZIP:	Country:

Name of Additional Joint Inventor: ☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any])		Family Name or Surname	
Inventor's Signature		Date	
Residence	City:	State:	Country: Citizenship:
Post Office Address			
City:	State:	ZIP:	Country:

Name of Additional Joint Inventor: ☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any])		Family Name or Surname	
Inventor's Signature		Date	
Residence	City:	State:	Country: Citizenship:
Post Office Address			
City:	State:	ZIP:	Country:

Name of Additional Joint Inventor: ☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any])		Family Name or Surname	
Inventor's Signature		Date	
Residence	City:	State:	Country: Citizenship:
Post Office Address			
City:	State:	ZIP:	Country: